# e2v

# CCD207-00 & CCD207-10 Back-Illuminated 2-Phase IMO Series Electron Multiplying CCD Sensor

#### INTRODUCTION

The CCD207 is a spectroscopic format sensor in the L3Vision<sup>TM</sup> range of products from e2v Technologies. This device uses a novel output amplifier circuit that is capable of operating at an equivalent output noise of less than one electron at pixel rates of over 15 MHz. The sensor converts photons to charge in the image area during the integration period, then transfers this charge into the readout register. Following transfer through the readout register, the charge is multiplied in the gain register before conversion to a voltage by an output amplifier. The sensor can also operate in inverted mode to suppress dark current, as this is now the dominant noise source (even at short integration times). This makes the sensor well suited to high readout rate spectroscopic imaging, particularly when the focal plane irradiance is low.

The CCD207 is a full-frame L3Vision-type sensor with either  $1632(H) \times 208(V)$  elements (CCD207-00) or  $1632(H) \times 408(V)$  elements (CCD207-10). Each element is  $16 \mu m$  square. The image section is designed to operate in 2-phase mode, in order to achieve the highest parallel transfer frequency.

The CCD207 has two different output circuits. There is a large-signal (LS) higher-speed type output at the end of the gain register for when multiplication gain is employed, and a high-responsivity (HR) type output at the end of the normal register for normal CCD operation. Either amplifier can be powered-down by disconnecting the output drain bias (with the reset drain still biased and the reset gate held at dc high or low, or clocked as normal). Operation of the high gain mode is controlled by adjustment of the multiplication phase amplitude  $R\phi2HV$ .

All the bond pads are at the bottom of the chip. Shielded elements are provided for dark reference purposes and for some positional tolerance in aligning a back-face light-shield

#### **GENERAL DATA**

Parameter	CCD207-00	CCD207-10
Active image area	26.11mm x 3.33mm	26.11mm x 6.53mm
Image section active pixels	1632(H) x 208(V)	1632(H) x 408(V)
Image pixel size	16x16 μm	16x16 μm
Number of output amplifiers	2	2
Fill factor	100%	100%
Additional overscan rows	4	4
Additional dark reference columns	16 + 16	16 + 16
Total elements per line	1648	1648

1

# **PACKAGE DETAILS**

(see Fig. 15)

Ceramic Package

Overall dimensions . . . . 34.8 x 25.4 mm

Number of pins . . . . . . 38
Inter-pin spacing . . . . 1.78 mm
Mounting position . . . . Any

The pin 1 marker is shown in Fig. 15

# STORAGE AND OPERATION TEMPERATURE EXTREMES

	MIN	MAX
Storage temperature (°C)	-200	+100
Operating temperature (°C)	-120	+75
Temperature ramping (°C/min)		± 5

Note: Operation or storage in humid conditions may give rise to moisture on the sensor surface on cooling, causing irreversible damage.

#### TYPICAL PERFORMANCE SPECIFICATIONS

- Device performance will be within the limits specified by Min and Max below, when operated at the recommended voltages, and unless specified otherwise at 3 MHz pixel rate.
- Parameters are given at 243 K.
- Where parameters are different in the normal and high gain mode, both are given.
- FVB MODE: Full Vertical Binned Mode (as commonly used in spectroscopy). After 100ms integration time, all rows are binned at the typical vertical shift rate into the register, which is read out at 3MHz

Parameter	Unit	Min	Typical	Max
Output amplifier responsivity, HR amplifier (normal mode) (see note 1)	μV/e-	4.4	5.2	6.0
Output amplifier responsivity, LS amplifier (normal mode) (see note 1)	μV/e-	1.0	1.2	1.4
Multiplication register gain, LS amplifier (high gain mode) (see notes 2 and 3)	-	1	1000	2000
Peak signal - 2-phase IMO	e-/pixel	90k	130k	-
Charge handling capacity of readout register (see note 4)	e-/pixel	400k	450k	
Charge handling capacity of multiplication register (see note 4)	e-/pixel	-	800k	-
Charge handling capacity of HR amplifier (see note 5)	e-	-	300k	-
Charge handling capacity of LS amplifier (see note 5)	e-	-	1.3M	-
Readout noise at 50 kHz with CDS, HR amplifier (normal mode) (see note 5)	e- rms		3.2	_
Readout noise at 1 MHz with CDS, HR amplifier (normal mode) (see note 5)	e- rms	_	6.2	-
Amplifier reset noise (without CDS), HR amplifier (normal mode)(see note 5)	e- rms	-	50	-
Readout noise at 10 MHz with CDS, LS amplifier (normal mode)(see note 5)	e- rms	_	37	-
Amplifier reset noise (without CDS), LS amplifier (normal mode)(see note 5)	e- rms	_	100	-
Readout noise at 10 MHz (high gain mode) (see note 5)	e- rms	_	-	< 1
Pixel Rate Limit (settling to 1%), HR amplifier (see notes 5 and 6)	MHz	_	_	3
Pixel Rate Limit (settling to 5%), HR amplifier (see notes 5 and 6)	MHz	_	_	4.5
Pixel Rate Limit (settling to 1%), LS amplifier (see note 5 and 6)	MHz	_	_	13
Pixel Rate Limit_(settling to 5%), LS amplifier (see note 5, 6 and 7)	MHz	_	_	20
Parallel transfer frequency Limit (see note 5)	MHz	_	-	0.9
Photo Response Non Uniformity (700nm narrowband illumination) (note 8)	%		3	
Photo Response Non Uniformity (700nm narrowband illumination) (FVB mode)	%			3
(note 8)				
Dark signal @ 293 K (see note 9)	e-/pixel/s	_	400	800
Dark signal non-uniformity (DSNU) at 293 K (see note 10)	e-/pixel/s	-	90	_
Excess noise factor (see note 11)			1.42	

#### **NOTES**

- 1. Measured at a pixel rate of 1 MHz.
- 2. The variation of gain with Rφ2HV at different temperatures is shown in Fig. 1.
- 3. Some increase of R $\phi$ 2HV may be required throughout life to maintain gain performance. Adjustment of R $\phi$ 2HV should be limited to the maximum specified under Operating Conditions.
- 4. When multiplication gain is used and clock timings optimized, a linear response of output signal with input signal of better than 3% is achieved for output signals up to 400 ke- typically.
- 5. These values are inferred by design and not measured.
- 6. The quoted maximum frequencies assume a 20pF load and that correlated double sampling is being used.
- 7. This max pixel rate limit refers to that set by the output amplifier. The multiplication register has only been assessed up to 15MHz. Operation up to 20MHz cannot be guaranteed
- 8. Photo Response Non-Uniformity (PRNU) is defined as the local 1σ variation in photo response to flat field illumination. Any pixels classed as dark defects at high light level are omitted from the analysis.
- 9. The quoted dark signal has the usual temperature dependence for inverted mode operation. There will also be a component generated during readout through the register, with non-inverted mode temperature dependence. Clock induced charge is only weakly temperature dependent, is independent of integration time, and depends on the operating biases and timings employed. It is typically 0.05 e-/pixel/frame at T = -55 °C. For more information, refer to the technical note "Dark Signal and Clock-Induced Charge in L3Vision<sup>TM</sup> CCD Sensors
- 10. DSNU is defined as the  $1\sigma$  variation of the dark signal.
- 11. The excess noise factor is defined as the factor by which the multiplication process increases the shot noise on the image when multiplication gain is used.

2

## **DEVICE COSMETIC PERFORMANCE**

- 1. Grade 1 devices are supplied to the blemish specification shown below.
- 2. Note that incorrect biasing of the device may result in spurious dark or white blemishes appearing. These will be eliminated if the biases are adjusted.

#### **Test Conditions**

- Devices run in 2-phase inverted mode, with 100 ms integration time and 3 MHz readout rate
- Multiplication gain set to approximately 1000
- Sensor temperature 243K.
- Illumination set for approximately 60 e-/pixel/frame signal level.

Bright Defect in	A Bright Defect in Darkness is defined as any pixel whose mean response in darkness
Darkness	exceeds 100 times the specification for maximum dark signal at the test temperature. This
	corresponds to a response of 500 electrons/pixel/second at the -30°C test temperature
Bright Column in	A Bright Column in Darkness is defined as 9 or more consecutive pixels in any column,
Darkness	whose mean response in darkness exceeds 10 times the specification for the maximum
	dark signal at the test temperature. This corresponds to a response of 50
	electrons/pixel/second at the -30°C test temperature.
Bright Column in	A Bright Column in Darkness operating in FVB mode is defined as a column whose
Darkness	response in darkness exceeds 10 times the specification for the maximum dark signal at
operating in FVB	the test temperature. This corresponds to a response of 50 electrons/pixel/second at the -
mode	30°C test temperature.
Dark Defect	A Dark Defect at high light level is defined as any pixel whose mean photo response is less
	than 90% of the local mean at a signal level of approximately 50% of image full well
	capacity with 700nm illumination.
Dark Column at	A Dark Column at high light level is defined as any column containing 9 or more (not
high light level	necessarily consecutive) dark defects at high light level.
Dark Column at	A Dark Column at low light level is defined as any column containing 9 or more
low light level	consecutive pixels whose mean response is less than 80% of the local mean signal level,
	at a signal level of 30±5 electrons/pixel/frame.
Double Dark	A Double Dark Column at low light level is defined as two adjacent dark columns at low
Column at low	light level.
light level	
Dark Column at	A Dark Column at high light level in FVB mode is defined as any column whose mean
high light level in	photo response is less than 90% of the local mean at a signal level of approximately 50%
FVB mode	of image full well capacity (~45kel) when fully binned in the readout register.
Dark Column at	A Dark Column at low light level in FVB mode is defined as any column whose mean photo
low light level in	response is less than 80% of the local mean at an integrated signal level of 30±5
FVB mode	electrons/pixel/frame which is then fully binned in the readout register.

Type of Defect	Number Allov	wed (Grade 1)
Type of Defect	CCD207-00	
Bright Defects in Darkness	≤15	≤20
Bright Columns in Darkness	0	0
FVB Bright Columns in Darkness	0	0
Dark Defects at High Light Level	≤15	≤20
Dark Columns at High Light Level		
Dark Columns at Low Light Level		
Double Dark Columns at Low Light Level	≤1 (Total)	≤1 (Total)
Dark Columns at High Light Level (FVB mode)		
Dark Columns at Low Light Level (FVB mode)		

3

Figure 1: TYPICAL VARIATION OF MULTIPLICATION GAIN WITH R $\phi$ 2HV AT DIFFERENT TEMPERATURES





Figure 2: TYPICAL VARIATION OF DARK SIGNAL WITH TEMPERATURE



4 1.11.2007

100 90 80 70 60 50 40 10 300 WAVELENGTH (mm)

Figure 3: TYPICAL SPECTRAL RESPONSE (Mid band coated, no window, T = -20°C)

# **ESD HANDLING PROCEDURES**

CCD sensors, in common with most high performance IC devices, are static sensitive. In certain cases a static electricity discharge may destroy or irreversibly degrade the device. Accordingly, full anti-static handling precautions should be taken whenever using a CCD sensor or module. These include:

- Working at a fully grounded workbench.
- Operator wearing a grounded wrist strap.
- All receiving socket pins to be positively grounded.
- Unattended CCD's should not be left out of their conducting foam or socket.

All devices are provided with internal protection circuits to most gate electrodes but not to the other pins.

Evidence of incorrect handling will terminate the warranty.

#### **EXPOSURE TO RADIATION**

Exposure to radiation may irreversibly damage the device and result in degradation of performance. Users wishing to operate the device in a radiation environment are advised to consult e2v technologies.

#### **POWER UP / POWER DOWN**

When powering the device up or down, it is critical that any specified maximum rating is not exceeded. Specifically, the voltage for the amplifier and dump drains must never be taken negative with respect to the substrate. Hence, if the substrate is to be operated at a positive voltage (eg to minimize dark current) then the drive electronics should have a switch-on sequence which powers up all the drains to their positive voltages before the substrate voltage starts to increase from zero. Similarly, for powering down, the substrate must be taken to zero voltage before the drains.

It is also important to ensure that excess currents do not flow in the OS pins. Such currents could arise from rapid charging of a signal coupling capacitor or from an incorrectly biased dc coupled preamplifier

5

# **Connections, Typical Voltages and Absolute Maximum ratings**

PIN	CONNECTION	DESCRIPTION	Clock Amplitude or DC Level (V) see Note 12		MAX RATING with respect	
			Min	Тур	Max	to Vss (V)
1	SS	Substrate	0	+5	+7	N/A
2	RDL	Reset Drain	+15	+18	+20	- 0.3 to +25
3	ODL	Output Drain (LS Amplifier)	25	+29	+32	- 0.3 to +32
4	OSH	Output Source (HR Amplifier)	See no	otes 14, 15	. & 16	- 0.3 to +25
5	OSL	Output Source (LS Amplifier)				- 0.3 to +25
6	OGH	Output Gate	+1	+3	+5	±20
7	φR	Reset Pulse High	(note13)	+10	(note13)	±20
,	ψιχ	Reset Pulse Low	_	0	_	120
8	R∳3	Register Clock High	+8	+12	+13	±20
0	Κψ3	Register Clock Low	_	0	_	±20
0	DIA	Register Clock High	+8	+12	+13	100
9	Rφ1	Register Clock Low	_	0	_	±20
10	Rø2HV	Multiplication Register Clock Hi	+8	+40	+48 (note 3)	- 20 to +48
		Multiplication Register Clock Lo	0	+4	+5	
11	R∳2	Register Clock High	+8	+12	+13	±20
11	ΚψΖ	Register Clock Low	_	0	_	±20
12	R∮DC	Multiplication Register DC Bias	+1	+3.8	+5	±20
13	N/C					N/A
14	OGL	Output Gate	+1	+3	+5	±20
15	N/C					N/A
16	N/C					N/A
17	ODH	Output Drain (HR Amplifier)	25	+29	+32	- 0.3 to +32
18	RDH	Reset Drain	+15	+18	+20	- 0.3 to +25
19	SS	Substrate	0	+5	+7	N/A
20	SS	Substrate	0	+5	+7	N/A
21	N/C		_	_	_	N/A
22	N/C		_	_	_	N/A
23	N/C		_	_	_	N/A
24	N/C		_	-	_	N/A
25	IG	Isolation Gate	_	-5	-	±20
26	DC	Dump Gate High	+10	+12	+13	.00
26	DG	Dump Gate Low	_	0	_	±20
07	110	Image Clock High	+5	+7	+9	.00
27	Ιφ3	Image Clock Low	-6	-5	-4	±20
		Image Clock High	+5	+7	+9	
28	Ιφ1	Image Clock Low	-6	-5	-4	±20
29	SS	Substrate			•	N/A
		Image Clock High	+5	+7	+9	
30	Ιφ2	Image Clock Fight	-6	-5	-4	±20
		Image Clock High	+5	+7	+9	
31	Ιφ4	Image Clock High	-6	-5	-4	±20
32	DD		+20	-5 +24	25	0.2 to 1.25
33	ABD	Dump Drain	+20	+24	+20	- 0.3 to +25
33	N/C	Anti-blooming Drain	+10	<b>†</b> 10	+∠∪	- 0.3 to +25 N/A
35			_	_		N/A N/A
36	N/C N/C		_	_	_	
37	N/C		_	_	_	N/A N/A
	SS	Substrata	_	_ 	_ 	
38	აა	Substrate	0	+5	+7	N/A

6

#### **NOTES**

- 12. All operating voltages are with respect to readout clock low level (nominally 0V). To ensure correct device operation, the drive circuitry must be designed so that any value in the range Min to Max can be set.
- 13. φR high level may be adjusted in common with Rφ 1,2,3.
- 14. The current through these pins must not exceed 20mA. Permanent damage may result if OS experiences short circuit conditions, even momentarily. Do not connect to a voltage supply, but use a current source or external load: HR amplifier: ~5mA or ~5kohm, LS amplifier: ~7.5mA or ~3k3ohm.
- 15. The quiescent voltage on OS will be ~6-8 volts above the reset drain voltage and is typically 24V. The dc restoration circuitry is activated by an internal connection from the last parallel transfer phase (IØ4). The on-chip amplifier power dissipation is approximately 30 mW for the HR amplifier and 50 mW for the LS amplifier.
- 16. Between the two amplifiers, common connections are made to the reset gates ( $\phi$ R), reset drains (RD) and output gates (OG).

## Maximum voltages between pairs of pins:

PIN	CONNECTION	PIN	CONNECTION	MIN(V)	MAX(V)
19	R∳2HV	18	R1DC	-20	+48
19	R∳2HV	27	R13	-20	+48
Maximum Output transistor current 20mA					

# **Output Amplifiers**

Parameter T	CC <b>D</b> 207-00 ■	CCD207-10	<b>U</b> nit
Output Impedance, HR amplifier	400	400	$\Omega$
Output Impedance, LS amplifier	/350	350	$\Omega$
External Load, HR amplifier	5 mA or 5kΩ	5 mA or 5kΩ	
External Load, LS amplifier	7.5 mA or 3k3Ω	7.5 mA or 3k3Ω	

#### DRIVE PULSE WAVEFORM SPECIFICATION

The device is of a 4-phase construction, designed to operate in 2-phase inverted mode. This is achieved by applying common timings to phases  $I\phi$  and  $I\phi$ 2, and phases  $I\phi$ 3 and  $I\phi$ 4 of the image section. Suggested timing diagrams are shown in Figs. 4 – 11.

The following are suggested pulse rise and fall times.

CLOCK PULSE	TYPICAL RISE TIME t (ns)	TYPICAL FALL TIME t (ns)	TYPICAL PULSE OVERLAP
Ιφ1	140 < t < 200	140 < t < 200	@90% points
R <sub>0</sub> 1	10	10	@70% points
Rø2	10	10	@70% points
Rø3	10	10	@70% points
R <sub>\$\phi 2HV\$</sub>	25	25	see note 18
R <sub>\$\psi 2HV\$</sub>	Sine	Sine	Sinusoid- high on falling
			edge of Rφ1

#### **NOTES**

- 17. Register clock pulses are as shown in Figs. 5 and 6.
- 18. An example clocking scheme is shown in Fig. 5. Rφ2HV can also be operated with a normal clock pulse, as shown in Fig. 6. The requirement for successful clocking is that Rφ2HV reaches its maximum amplitude before Rφ1 goes low.

7

# **ELECTRICAL INTERFACE CHARACTERISTICS**

## **ELECTRODE CAPACITANCES AT MID CLOCK LEVELS**

#### CCD207-00

Connection	Capacitance to SS	Inter-phase Capacitances	Total Capacitance	Resistance	тр = RC
IØ1	1.2 nF	0.9 nF	3.0 nF	105 Ω	315 ns
IØ2	1.9 nF	0.9 nF	3.7 nF	95 Ω	350 ns
IØ3	1.2 nF	0.9 nF	3.0 nF	105 Ω	315 ns
IØ4	1.9 nF	0.9 nF	3.7 nF	95 Ω	350 ns

#### CCD207-10


Connection	Capacitance to SS	Inter-phase Capacitances	Total Capacitance	Resistance	тр = RC
IØ1	2.2 nF	1.8 nF	5.8 nF	TBD	TBD
IØ2	3.7 nF	1.8 nF	7.3 nF	TBD	TBD
IØ3	2.2 nF	1.8 nF	5.8 nF	TBD	TBD
IØ4	3.7 nF	1.8 nF	7.3 nF	TBD	TBD

	<b>\</b>	• •		1				
CCD207-00 and CCD	207-10	7101	0	2				
Connection	Capacitance to SS	Inter-phase Capacitances	Total Capacitance	Units				
ELECTRODE CAPACITANCES AT MID CLOCK LEVELS								
RØ1	80		213	pF				
RØ2	56		151	pF				
RØ3	104		201	pF				
RØDC	48			pF				
RØ2HV	14		30	pF				
RØ1-RØ2		63		pF				
RØ1-RØ3		65		pF				
RØ2-RØ3		32		pF				
RØ1-RØDC		5		pF				
RØ3-RØ2HV		3		pF				
RØ2HV-RØDC		13		pF				
SERIES RESISTAN	ICES							
Connection	Approximate T	otal Series Resi	stance					
Ιφ1		16		Ω				
Ιφ2		14		Ω				
Ιφ3		16		Ω				
Ιφ4		14		Ω				
R <sub>φ</sub> 1		6		Ω				
R <sub>0</sub> 2		6		Ω				
Rø3		6		Ω				
R <sub>0</sub> 2HV		8		Ω				

Figure 4: CLOCKING SCHEME FOR 2-PHASE INVERTED MODE OPERATION

8 1.11.2007

Figure 4: CLOCKING SCHEME FOR 2-PHASE INVERTED MODE OPERATION



# Provisional

9

# Figure 5: CLOCKING SCHEME FOR MULTIPLICATION GAIN

Figure 5: CLOCKING SCHEME FOR MULTIPLICATION GAIN (Sine wave clocking scheme) (see note 19)








Figure 6: CLOCKING SCHEME FOR MULTIPLICATION GAIN (Conventional clocking scheme) (see note 19)



# Figure 7: RESET PULSE


Figure 7: RESET PULSE



 $T_W = 10 \text{ ns typical}$   $T_1 = \text{output valid}$  $T_2 > 0 \text{ ns}$ 

# PTOVISIONAL Figure 8: PULSE AND OUTPUT TIMING


Figure 8: PULSE AND OUTPUT TIMING



1.11.2007

11


Figure 9: EXAMPLE FRAME TIMING DIAGRAM




#### **NOTES**

19. For lowest noise, it is preferable to switch off the RØ2HV clock during long integration periods. Particular care is needed in the design of HV clock buffers when feedback circuitry is employed to achieve amplitude control. If the sequence of clock pulses is interrupted, the circuit design must ensure that the amplitude of the first few pulses after clocking re-starts is not excessive. If in doubt, the RØ2HV clock should remain continuous as shown.

Figure 10: EXAMPLE FRAME TIMING DIAGRAM, Full Vertical Binning, Readout Through L3 Port




This clocking scheme illustrates the pipeline delay inherent in the device when multiplication gain is employed. This is a consequence of the path that charge packets must take in passing from the image area to the readout node. A total of (1632 + 1112 + 536+16) pixel clock cycles are required before the last pixel following a particular line transfer is read out. This is exactly two line readout cycles, each consisting of 1648 pixel cycles.



The clocking scheme can be further explained by referring to each of the RØ burst in the diagram. RØ burst1 is to clear the register. It reads out the elements adjacent to the port, and shifts the elements adjacent to the image area into the pipeline, leaving space for a fresh set, which is transferred by the first line transfer. The second RØ burst reads the rest of the charge clear pixels and clears the pipeline. Subsequent line transfers transfer the signal charge resulting from the integration time into the first 1632 register elements, resulting in 100% vertical binning. RØ burst3 shifts these elements into the pipeline. RØ burst4 reads the binned image out.

Figure 10: EXAMPLE LINE TIMING DIAGRAM (Operation through OSL / LS Port - see note)





20. To operate through the OSH output amplifier, the RØ 1 and RØ 2 waveforms should be interchanged.

14 1.11.2007

Figure 11: OPERATION OF THE DUMP GATE TO DUMP n LINES OF UNWANTED DATA FROM THE STANDARD REGISTER




Figure 12: OUTPUT CIRCUIT SCHEMATIC (OSL and OSH Amplifiers)




Figure 13: SCHEMATIC CHIP DIAGRAM






Figure 14: LINE OUTPUT FORMAT (for Example Line Timing Figure 10)

#### Read Out Through Conventional (HR) Port



## Read Out Through L3 (LS) Port (after two frame flush)



Note: the first and last elements of both the overscan and active groups should not be used for critical measurements

# CCD207-00 and CCD207-10 Ceramic Package

Both device variants are mounted in the same aluminium oxide ceramic package with a temporary window. In addition to the traditional DIL pins, external bond pads are available for the user to connect via wire bonds. However, e2v can give no guarantees as to the reliability of the customer applied wire bonds.

**Figure 15: PACKAGE OUTLINE** 

