
CCD261-04 BSI CCD Sensor



KEY FEATURES

- Back Illuminated for high quantum efficiency
- Full Frame Spectroscopic Sensor
- Advanced Inverted Mode Operation (AIMO)
- Deep Depleted option for Red/NIR
- Uncoated option for soft X-Ray

TYPICAL APPLICATIONS

- Spectroscopy
- Scientific imaging
- TDI Imaging

PART REFERENCES

Please see last page for full list of available parts.

GENERAL DATA

Format	
Active Image Area	30.72 x 3.96 mm
Active Pixels	2048 (H) x 264 (V)
Pixel Size	15 x 15 µm
Number of output amplifiers	1
Package	
Package Size	35.5 x 20.0 mm
Number of Pins	20
Inter-pin Spacing	2.54 mm
Window Material	Removable Glass
Package type	Ceramic DIL
Performance	
Pixel readout frequency	1 MHz
Output amplifier sensitivity	6.3 µV/e⁻
Peak signal	75 ke⁻/pixel
Readout Noise	3 e- rms
Spectral range	250 – 1050 nm

OVERVIEW

Back illumination technology, in combination with low noise amplifiers, deep depletion silicon and AIMO make this device well suited to Red/NIR spectroscopy.

AIMO provides around 100x reduction in dark signal over NIMO (Non-inverted mode operation). The novel structure of this CCD allows the combination of deep depletion with AIMO while preserving high spatial resolution.

Teledyne UK Limited, Waterhouse Lane, Chelmsford, Essex CM1 2QU United Kingdom Teledyne UK Ltd. is a Teledyne Technologies company.

Telephone: +44 (0)1245 493493 Facsimile: +44 (0)1245 492492

Contact Teledyne e2v online at www.teledynespaceimaging.com/en-us/contact-us

© Teledyne UK Limited 2024

A1A-795878 Version 2, September 2024

Whilst Teledyne e2v has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. Teledyne e2v accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.

PERFORMANCE (At 263K unless stated)

Parameter	Min	Typical	Max	Units	Note
Output amplifier responsivity	5.5	6.5	7.8	µV/e⁻	1
Image full well capacity		75		ke ⁻ /pixel	2
Register full well capacity		650		ke ⁻ /pixel	2
Output node capacity		370		ke⁻	2
Readout noise		3	4	e⁻ rms	3
Dynamic Range		25,000:1			4
Readout frequency		1	3	MHz	2,5 & 6
Dark signal at 293K		600	1300	e-/pix/s	7
Dark signal non-uniformity (DSNU) at 293K		25	40	e-/pix/s	8


NOTES

- 1. All tests are at a pixel rate of 500kHz, except the noise test.
- 2. These values are inferred by design and not measured.
- 3. Measured using dual slope integrator technique (i.e. Correlated double sampling) at 50KHz.
- 4. Dynamic range is the ratio of full-well capacity to readout noise
- 5. The quoted maximum frequencies assume a 20pF load and that correlated double sampling is being used.
- 6. This max pixel rate limit refers to that set by the output amplifier.
- 7. The quoted dark signal has approximately the usual temperature dependence for inverted mode operation. There will also be a component generated during readout through the register, with non-inverted mode temperature dependence. Clock induced charge is only weakly temperature dependent, is independent of integration time, and depends on the operating biases and timings employed. It is typically 0.26 e⁻ / pixel/frame at T = 10 °C. For more information, refer to the technical note "Dark Signal and Clock-Induced Charge in L3Vision[™] CCD Sensors".
- 8. DSNU is defined as the 1σ variation of the dark signal

SPECTRAL RESPONSE

Deep Depleted Silicon at -10°C

Wavelength	Minimum Re	esponse (QE)		
(nm)	Basic Process NIR Coated	Basic Process Uncoated	Max PRNU (1σ)	
400	26	25	4	%
500	47	50	-	%
650	70	55	3	%
900	55	40	3	%




COSMETIC SPECIFICATION

Grade	1
White Column defects	0
Black Column Defects	0
Black spots	40
White spots	20
Traps	1


Cosmetic definitions

Traps	Pixels where charge is temporarily held. Traps are counted if they have a capacity greater than 500 e [−] at 263K.
Black Spots	A dark defect at high light level is defined as any pixel whose mean photo response is less than 90% of the local mean at a signal level of approximately 50% of image full well capacity.
White Spots	A Bright Defect in Darkness is defined as any pixel whose mean response in darkness exceeds 100 times the specification for the maximum dark signal, at the test temperature.
White Column Defects	A Bright Columns in Darkness is defined as 9 or more consecutive pixels in any column, whose mean response in darkness exceeds 10 times the specification for the maximum dark signal at the test temperature.
Black Column	A dark column at high light level is defined as any column containing 9 or more (not necessarily consecutive) dark defects at high light level.






TYPICAL VARIATION OF DARK SIGNAL WITH TEMPERATURE




DEVICE SCHEMATIC



NOTES

9. Not all connections are shown.

OUTPUT CIRCUIT



NOTES

10. The amplifier has a DC restoration circuit, which is activated internally whenever IØ3 is pulsed high.

CONNECTIONS TYPICAL VOLTAGES AND ABSOLUTE MAXIMUM RATINGS

PIN	REF	CLOCK AMPLITUDE ODESCRIPTIONLEVEL (V) (see note				MAX RATINGS with respect to	Notes
			Min	Typical	Max	FSS	
1	FSS	Front Substrate	+7	+7.5	+11	N/A	16
2	IØ3	Image Clock High	+12	+15	+16	±20	16
		Image Clock Low	-0.5	0	+0.5	±20	
3	IØ2	Image Clock High	+12	+15	+16	±20	16
		Image Clock Low	-0.5	0	+0.5	±20	
4	IØ1	Image Clock High	+12	+15	+16	±20	16
		Image Clock Low	-0.5	0	+0.5	±20	
5	BSS	Back Substrate	-	0	FSS		14 & 16
6	ØR	Reset Clock High	+8	+12	+15	±20	12
		Reset Clock Low	-0.5	0	+1.5	±20	
7	RØ3	Register Clock High	+8	+12	+15	±20	
		Register Clock Low	-0.5	0	+1.5	±20	
8	RØ2	Register Clock High	+8	+12	+15	±20	
		Register Clock Low	-0.5	0	+1.5	±20	
9	RØ1	Register Clock High	+8	+12	+15	±20	
		Register Clock Low	-0.5	0	+1.5	±20	
10	N/C	Not Connected		-		N/A	
11	N/C	Not Connected		-		N/A	
12	OG	Output Gate	+1	+3	+5	±20	
13	OS	Output Source		N/A	1	-0.3 to +35	13
14	OD	Output Drain	+27	+31	+32	-0.3 to +35	
15	RD	Reset Drain	+15	+18	+19	-0.3 to +35	
16	FSS	Front Substrate	+7	+7.5	+11	N/A	16
17	SW	Summing Well Clock High	+8	+12	+15	±20	
		Summing Well Clock Low	-0.5	0	+1.5	±20	
18	GD	Guard Drain	+27	+30	+32	-0.3 to +35	15
19	SG	Spare Gate	0	0	+5	±20	
20	BSS	Back Substrate	-10	0	FSS	-25 to +0.3	14 & 16

NOTES

- 11. All operating voltages are with respect to image clock low level (nominally 0V). To ensure correct device operation, the drive circuitry must be designed so that any value in the range Min to Max can be set.
- 13. See details of output circuit. Do not connect to voltage supply but use a ~5 mA current source or a ~5 kΩ external load. The quiescent voltage on OS is typically 5V more positive than that on RD. The current through these pins must not exceed 20 mA. Permanent damage may result if, in operation, OS experiences short circuit conditions.
- 14. Adjust to achieve full depletion, it should be noted that only very minimal study has been performed into the depletion depth, so this voltage has not been optimised. Ensure that it is initially equal to 0V at power up and then ramped between an upper limit of +FSS and a minimum (i.e. greatest negative) value where point spread function (or MTF) shows no further improvement or where the current in BSS increases to ~1µA. If this voltage is too large then some increase in white defects may be seen, and so there can be a trade-off between this effect and of optimum PSF.
- 15. May need to be adjusted in conjunction with BSS voltage to minimise leakage currents.
- 16. There is an interdependence between the FSS, BSS, image section voltages and line transfer time. If one of these parameters is changed then it is often required to change one of the others.
- 17. If all voltages are set to the 'typical' values, operation at or close to specification should be obtained. Some adjustment within the minimum maximum range specified may be required to optimise performance.

POWER UP/POWER DOWN

When powering the device up or down it is critical that any specified maximum rating is not exceeded. This includes ensuring that reverse bias voltages cannot be momentarily applied.

The CCD has 2 substrate connections. The front substrate FSS for the output circuit is set to 0 V initially and then, after drain and gate biases have been applied, raised to the typical value for IMO devices to achieve low dark current. The back substrate BSS is applied to the back surface of the CCD. To get full depletion a low or negative potential is applied. A guard drain is designed to isolate front and back substrates.


If there is a current flowing between FSS and BSS when switching on the guard drain, the insulation below the guard ring might not form properly. It is therefore advised to first set both FSS and BSS to 0V, then switch on the guard drain and all other biases and clocks in the order stated below, before applying any negative bias to BSS. The recommended power up order of all biases and clocks is listed in the table below.

BIAS/CLOCK	LABEL	POWER UP ORDER	Comment
Front Substrate	FSS	1	Set to 0V at this stage
Back Substrate	BSS	1	Set to 0V at this stage
Guard Drain	GD	2	
Reset Drain	RD	2	
Output Drain	OD	2	
Output Gate	OG	3	
Image Clock High	IØH	4	
Image Clock Low	IØL	4	
Register Clock High	RØH	4	
Register Clock Low	RØL	4	
Reset Gate High	ØRH	4	
Reset Gate Low	ØRL	4	
Front Substrate	FSS	5	Set to desired voltage
Back Substrate	BSS	6	Set to desired voltage


All levels must be settled before powering up the next group of biases. There can be a delay between the bias/clocks in any stated group.

It is also important to ensure that excess currents do not flow in the OS pins. Such currents could arise from rapid charging of a signal coupling capacitor or from an incorrectly biased DC-coupled preamplifier.


FRAME READOUT TIMING DIAGRAM




DETAIL OF LINE TRANSFER (Not to scale)



DETAIL OF OUTPUT CLOCKING





CLOCK TIMING REQUIREMENTS


Symbol	Description	Min	Typical	Max	Units
Ti□	Image clock period	3000	3250	Note 18	μs
t _{wi}	Line transfer Time	-	4510	Note 18	μs
t _{ri}	Image clock pulse width	1500	1800	Note 18	μs
t _{fi}	Image clock pulse overlap	400	500	-	μS
t _{oi}	Image clock pulse, two phase low	400	500	Note 18	μS
t _{dir}	Delay time, IØ stop to RØ start	5	20	Note 18	μs
t dri	Delay time, RØ stop to IØ start	5	20	Note 18	μs
Tr	Output register clock cycle period	1	2	Note 19	ns
t _{rr}	Register pulse rise time (10 to 90%)	50	90	Note 20	ns
t _{fr}	Register pulse fall time (10 to 90%)	50	90	Note 20	ns
t _{or}	Register pulse overlap (50%)	20	120	Note 20	ns
t _{wx}	Reset pulse width	30	170	Note 20	ns
t _{rx} , t _{fx}	Reset pulse rise and fall times	20	80	Note 20	ns
t _{dx}	Delay time, ØR low to RØ3 low	-	80	Note 20	ns

NOTES

18. No maximum other than that necessary to achieve an acceptable dark signal at longer readout times and general compliance to the line transfer timing diagram. Scale to T_p.

- 19. Determined by readout time requirement.
- 20. Scale to T_r .

OUTLINE (All dimensions in millimeters; dimensions without limits are nominal)




DEEP DEPLETED AIMO DEVICE TECHNOLOGY

Extending the long wavelength response of back-face devices requires the use of thicker silicon, but this must be fully depleted to avoid loss of spatial resolution through sideways diffusion of charge. The depth of depletion is proportional to square root of the operating voltages and the silicon resistivity, but there is a practical limit to both and possibilities for maintaining full-depletion with increasing thickness are therefore limited.


In standard devices the bulk of the silicon substrate is all at the same bias voltage V_{SS} . It is possible to take V_{SS} to negative voltages to increase depletion, but the limit is generally set by the onset of avalanche breakdown in the p-n junctions of the output circuit components. For AIMO devices the high positive substrate voltage required to achieve surface potential pinning and reduce dark signal further reduces the achievable depletion depth.

The use of a lower or negative substrate bias on the back of the silicon V_{BSS} to increase the depth of depletion under the electrodes, whilst still maintaining a bias on the front-surface of the silicon V_{FSS} at a voltage level normally used for V_{SS} allows the output circuits to function normally and pinning to be maintained. However, for this to be possible, current flow between the front and back bias connections must be avoided. This is achieved using an additional "guard drain" diode at bias V_{GD} , as shown below.



With correct bias conditions the depletion regions from the CCD channel and the guard diode merge to block the conductive path, rather like the operation of a JFET, as shown above. If incorrect, then there is a direct resistive path between the front and back contacts and excessive currents can flow, as shown below.

It is therefore important to use the specified bias levels and the switch-on and switch-off sequences.



HEALTH AND SAFETY HAZARDS

Teledyne e2v devices are safe to handle and operate, provided that the relevant precautions stated herein are observed. Teledyne e2v does not accept responsibility for damage or injury resulting from the use of devices it produces. Equipment manufacturers and users must ensure that adequate precautions are taken. Appropriate warning labels and notices must be provided on equipment incorporating Teledyne e2v devices and in operating manuals.

HANDLING CCD SENSORS

CCD sensors, in common with most high performance MOS IC devices, are static sensitive. In certain cases a discharge of static electricity may destroy or irreversibly degrade the device. Accordingly, full anti-static handling precautions should be taken whenever using a CCD sensor or module. These include:

- Working at a fully grounded workbench
- Operator wearing a grounded wrist strap
- All receiving socket pins to be positively grounded
- Unattended CCDs should not be left out of their conducting foam or socket.

Evidence of incorrect handling will invalidate the warranty.

HIGH ENERGY RADIATION

Device parameters may begin to change if subject to an ionising dose of greater than 10⁴ rads.

Certain characterisation data are held at Teledyne e2v. Users planning to use CCDs in a high radiation environment are advised to contact Teledyne e2v.

TEMPERATURE LIMITS

	Min	Typical	Max	
Storage	. 148	-	323	Κ
Operating	.223	263	293	Κ

Operation or storage in humid conditions may give rise to ice on the sensor surface on cooling, causing irreversible damage.

Maximum device heating/cooling...... 5 K/min

PART REFERENCES

Variant	Operating Mode	Illumination	Enhanced BSI Process	Silicon	AR Coating	Fringe Suppression
CCD261-04-G-S31	AIMO	BSI	No	Deep Depletion	NIR	Yes
CCD261-04-G-S89	AIMO	BSI	No	Deep Depletion	None	Yes

Grade Definitions

Grade 1	Science Grade	Meets all performance parameters and Grade 1 cosmetic parameters
Grade 5	Engineering Grade	Electrically functional with no performance or cosmetic parameter guarantees
Grade 6	Mechanical Grade	Non-functional. Mechanically representative only.

NOTES

- 21. G = Grade (e.g. 1)
- 22. Additional variants may be available to custom order. Consult Teledyne e2v for more information.